design examples in verilog 2 4669629