logic gate timing analysis lab 4 90507