shift divide and multiply in verilog 7147470