synthesis examples in verilog 2857983