verilog examples for synthesis 43566