verilog examples for synthesis 8063592